This paper describes the principles of high level modeling of digital hardware circuits using the Extended . The MODES CASE tool provides various editors, for truth-tables and finite state machines, etc. It also includes a selection and a specification tool for the reuse of existing models or parts of them and the instanciation of existing generic models respectively. Furthermore, a rule based system, under development, supports the user through a guided madmachine dialogue for the selection of convenient generic models and performs on-line verification of completeness and consistency of specifications introduced.
1: Introduction
ETD is part of the MODES Modeling Expert System [l] project aimed at supporting hardware engineers in their efforts to create behavioral models of digital devices using VHDL [7] . The MODES CASE tool provides various editors, for truth-tables and finite state machines, etc. It also includes a selection and a specification tool for the reuse of existing models or parts of them and the instanciation of existing generic models respectively. Furthermore, a rule based system, under development, supports the user through a guided madmachine dialogue for the selection of convenient generic models and performs on-line verification of completeness and consistency of specifications introduced.
Tbe aim of this paper is to present a method that allows the creation of bus oriented models (e.g., in VHDL) from annotated timing diagrams. Since hardware engineers are familiar with such circuit representations, the ETD formalism aims to stay close t o this way of thinking.
Traditional timing diagrams do not effectively describe the behavior of a circuit, or its functionality. They only represent signal wave-forms at the YO pins. Therefore we introduce the notion of extended timing diagrams. E " s include wave-form descriptions and action expressions that may be attached through constraints to events or conditions.
It is not necessary to use the whole wave-form to describe the functionality of the circuit: the entry point of the timing diagram is arbitrary and only some parts of the diagram contain useful information. Obviously the waveforms show the response of the circuit to some stimuli applied to its inputs. This fact is illustrated in the example of figure 1 which represents the reset and the load processes of a counter.
At a first glance, the two processes are independent, their relative positions in the diagram have no imporrance. The useful information is attached to the events CLR'rising and LOAD'falling . Nevertheless, the infonnation is not complete, e.g., CLR has priority on LOAD, implicit information the user has to consider. Figure 1: Datasheet example With the ETD approach, we resolve this ambiguity through the introduction of particular constraints that are used to link events and conditions. Furthermore, we add hierarchy and concurrency, allowing for more readable representations.
1.1: Related previous work
Harel's papers [9,101 and the article of Vahid, Narayan and Gajski [ll] introduce to the field of reactive system design, using hierarchy and concurrency. For the specific domain of timing diagrams, the present work has been based on the following four papers. Borriello described the possibility to model hardware using timing diagrams 
2.1: Concurrency
This feature reflects the fact that electronic devices are composed of coupled modules that together perform a given functionality. In the ETD formalism, concurrency is implemented at two levels. First, sub-diagrams contained in the same diagram are by definition concurrent. Second, each wave-form of a sub-diagram may contain several independent events, that are considered to be concment too.
23: Hierarchy
Through this concept, the condition for an event at a 
23: Chain concept
For the evaluation of the activity scheme, we must introduce a new term: a chain. This object represents a chain of eventlconditions linked with constraints. A starting eventkondition is the first occurring evendcondition in a chain: a notion introdud to solve the dependencies between two levels of hierarchy. ?he forward constraint in the higher level of hierarchy is implicitly in relation with every starting eventdconditions of every subdiagrams at the lower hierarchical level. In the special case of a simultaneous constraint or conflict constraint, the constraint at the higher level is implicitly linked to every eventdconditions at the lower level.
An ending eventlcondition in a chain is the event/ condition of a chain that has no forward constraints starring from it.
3: Semantics of ETD
For the semantic analysis of 0 e design, we fvst define 
4: Evaluation scheme
A verification phase precedes the evaluation of the design: consistency checks, syntax and semantic checks, uniqueness of default action expressions, etc. Obviously, erroneous specifications cannot be corrected and lead to malfunctions of the models.
During the evaluation of the ETD. priority is given first to simultaneoudconflict constraints, next to loop constraints and finally to fcnward sequentid constraints.
4.2: Activity
The notion of activity can be applied to diagrams, subdiagrams, events, conditions, actions and constraints. A diagram or a subdiagram is said to be active if its related constraint is active. By default, the top diagrams and subdiagrams of the design aw always active.
During simulation, only active diagrams -and by extension sub-diagrams -are evaluated, improving the speed of simulation m an important way (see overriding children). Formally, the activity of the different objects used in EII) formalism can be defined as follows: (act(start-event) + act(chain)) * w t act(end-event) * act(sub-diag) act(sub-diag) * nact(sim(u,e)) * nact(conf(w,e)) * (hct(for(v,e) ) +Cact(loop(e',e)) + not act(chain)) * (x = value) * (x'event) act(sub-diag) * nact(sim(u,e)) * nact(conf(w.e)) * (&t(for(v,e)) + Cact(loop(e',e)) + not act(chain)) * (x'event) act(sub-diag) * (Tlact(sim(u,e) As introduced in the paragraph dealing with ,the semantics, the ETD f o r " includes several timing constraint check setup, hold and minimum pulse width.
Note that if the timing constraints of forward and backward constraints are violated, the corresponding constraint is not deactivated, but a warning message is Finally, the simultaneous and conflict constraints have 
5: High-Level simulation
In order to verify as soon as possible the correct functionality of a design, a simulation must be possible at the level of abstraction used for specification. Thus a simulation tool will be provided at the ETD level.
The simulation process runs top-down through the hierarcby. At each level, all "next" events of active chains are evaluated. If they are me, the respective constraints and action expressions are executed. For the case where an active constraint is linked to a hierarchical diagram, the diagram is activated. Default action expressions are executed upon entry into a sub-diagram prior to the evaluation of the events. Figure 4 shows a possible representation of this recursive evaluation process.
The horizontal axis represents the simulation time. A time step represents the time between two events. The resolution is the minimum amount of time required between two events. While the concurrency stepping axis illustrates the evaluation of the concurrent events at a displayed during the simulation process.
According to Liu and Pawlak [4], the implementation of the timing constraint checks in VHDL can be realii with concurrent procedure calls, described in a VHDL package called Ell-Standard. This method offers two major advantages: the same phocedure can be used to defme different timing constraints and the VHDL code is hidden to the programmer.
7: Translation into VHDL
The translation into simulatable and synthesisable VHDL is done according to the evaluation scheme described before. The different activity algorithms are translated into a f~t e state machine structure, preserving hierarchy a n d c 4 ) n c m ofthe ETD design.
Basically, the timing diagrams are asynchronous.
'herefore, an explicit clack signal is not necessary for the evaluation of the design. For simulation purposes, this asynchronous mode is preserved. For synthesis in turn, the asynchronous structure cannot always be used due to the limitations of the currently available commercial synthesizers: usually, one single signal per VHDL process can be tested for a triggering edge. Hence, if multiple edges have to be checked, the circuit must be transformed mto a synchronous finite state machine. Nevertheless, the functionality can be preserved under the condition that between two triggering events, the evaluation of the complete circuit can be perform& the clock period must be sufficiently small with respec€ to the input event rate. An explicit synchronous n " g mode can be selected by specifying the clock signal of the circuit for both simulation and synthesis VHDL code generation:
implicitly, each signal is evaluated at each active edge of the clock. 
8: Discussions
The ETD formalism is well suited for asynchronous bus functional models, since it is easy to defme timing constraints between asynchronous signals. Neveatbeless, it remains possible to design other types of digital reactive systems. However, the relative simplicity of the action expression authorized by the formalism may cause some difficulties to implement complex behavior of output signals. 
8.1: Example

8.2: Future work
In a next phase, ETD will be integrated into a userfriendly tool, allowing for more thorough testing of the formalism. Therefore, the present results should be considered as preliminary. Hopefully, ETD will finally be integrated into MODES.
9: Conclusions
The aim of the ETD (Extended Timing Diagram)
formalism is the convenient high-level specification of behavioral digital models through the use of annotated hierarchical and concurrent Wing diagrams. Since the ETD form of representation is close to the one used in conventional wave-form diagrams used in data sheets, ETDs are well accepted by bardware engineers. The internal representation of the ETDs has been implemented in the form of FSMs. They are then used both for high-level simulation and translation into VHDL according to a common evaluation scheme. Furthermore, they can be translated into synthesisable VHDL for fast prototyping. While ETDs can be used independently, they have been conceived as a complement to the existing high-level specification tools of the MODES[l] project. The user should finally be free to specify each part of a model with the most convenient behavioral editor of MODES. The system then integrates the respective elements into a single simulatable model, which can be translated into standard HDLS.
Many of the elements of MODES already exists, i.e. the BEMCharts formalism [8] for the high-level specification of FSMs, commercially available under the name of SPeeDCHARTTM [6] . Our current interest is focused on the integration of design elements originating from diffetent specification sou~ces.
